Enable the MPU also in high priority interrupt handlers, as it also defines the cacheability of regions
