Skip to content

GitLab

Explore

Sign in
Register

Primary navigation

Project

Miosix Kernel
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Wiki
- Environments
- Incidents

Snippets Groups Projects

5e3274aa

Commit 5e3274aa authored 1 year ago by Damiano Procaccia

Downloads
- Patches
- Plain Diff

zero-init ram on boot; fix timing reg value

parent aaeb0766

Loading

Checking pipeline status

Changes 2
Pipelines 1

Hide whitespace changes

Inline Side-by-side

Showing

miosix/arch/cortexM7_stm32f7/stm32f767zi_compute_unit_v2/core/stage_1_boot.cpp 6 additions, 0 deletions

...stm32f7/stm32f767zi_compute_unit_v2/core/stage_1_boot.cpp
miosix/arch/cortexM7_stm32f7/stm32f767zi_compute_unit_v2/interfaces-impl/bsp.cpp 2 additions, 2 deletions

...m32f7/stm32f767zi_compute_unit_v2/interfaces-impl/bsp.cpp

with 8 additions and 2 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment