Skip to content
Snippets Groups Projects
Commit c31e8f2e authored by Alberto Nidasio's avatar Alberto Nidasio
Browse files

[Pyxis] Fixed wrong serial port configuration

parent 0e18a715
Branches
Tags
No related merge requests found
Show whitespace changes
Inline Side-by-side
miosix/config/arch/cortexM4_stm32f4/stm32f429zi_skyward_death_stack_v3/board_settings.h
+ 1
− 1
View file @ c31e8f2e
...@@ -64,7 +64,7 @@ const unsigned int AUX_TIMER_CLOCK = 100000; ...@@ -64,7 +64,7 @@ const unsigned int AUX_TIMER_CLOCK = 100000;
const unsigned int AUX_TIMER_MAX = 0xffff; ///<\internal Aux timer is 16 bits const unsigned int AUX_TIMER_MAX = 0xffff; ///<\internal Aux timer is 16 bits
/// Serial port /// Serial port
const unsigned int defaultSerial = 4; const unsigned int defaultSerial = 1;
const unsigned int defaultSerialSpeed = 115200; const unsigned int defaultSerialSpeed = 115200;
const bool defaultSerialFlowctrl = false; const bool defaultSerialFlowctrl = false;
// #define SERIAL_1_DMA // #define SERIAL_1_DMA
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment