Skip to content
Snippets Groups Projects
Commit 9c4cd6d0 authored by Niccolò Betto's avatar Niccolò Betto
Browse files

[BSP][Lyra] Set SD clock to 6 Mhz and disable 4bit wire mode

parent 3ab51a6b
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment