Fixed a clock glitch being shown on the SPI1 SCK seen on the logic analyzer...

Fixed a clock glitch being shown on the SPI1 SCK seen on the logic analyzer and caused by an usleep between configuring the GPIOs as alternate function and enabling the SPI in BusTemplate