Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
Skyward Boardcore
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package registry
Container registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Nicolò Caruso
Skyward Boardcore
Commits
e39c44e5
Commit
e39c44e5
authored
2 years ago
by
Luca Erbetta
Committed by
Alberto Nidasio
2 years ago
Browse files
Options
Downloads
Patches
Plain Diff
[SPI] Fix bug on stm32f7 where 16 bits would be transferred instead of 8
parent
2a94a873
No related branches found
No related tags found
No related merge requests found
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
src/shared/drivers/spi/SPIBus.h
+31
-1
31 additions, 1 deletion
src/shared/drivers/spi/SPIBus.h
with
31 additions
and
1 deletion
src/shared/drivers/spi/SPIBus.h
+
31
−
1
View file @
e39c44e5
...
@@ -501,6 +501,12 @@ inline void SPIBus::read16(uint16_t* data, size_t nBytes)
...
@@ -501,6 +501,12 @@ inline void SPIBus::read16(uint16_t* data, size_t nBytes)
// Write the data item to transmit
// Write the data item to transmit
spi
->
DR
=
0
;
spi
->
DR
=
0
;
// Make sure transmission is complete
while
((
spi
->
SR
&
SPI_SR_TXE
)
==
0
)
;
while
((
spi
->
SR
&
SPI_SR_BSY
)
>
0
)
;
// Wait until data is received
// Wait until data is received
while
((
spi
->
SR
&
SPI_SR_RXNE
)
==
0
)
while
((
spi
->
SR
&
SPI_SR_RXNE
)
==
0
)
;
;
...
@@ -541,6 +547,12 @@ inline void SPIBus::write16(const uint16_t* data, size_t nBytes)
...
@@ -541,6 +547,12 @@ inline void SPIBus::write16(const uint16_t* data, size_t nBytes)
// Write the data item to transmit
// Write the data item to transmit
spi
->
DR
=
static_cast
<
uint16_t
>
(
data
[
i
]);
spi
->
DR
=
static_cast
<
uint16_t
>
(
data
[
i
]);
// Make sure transmission is complete
while
((
spi
->
SR
&
SPI_SR_TXE
)
==
0
)
;
while
((
spi
->
SR
&
SPI_SR_BSY
)
>
0
)
;
// Wait until data is received
// Wait until data is received
while
((
spi
->
SR
&
SPI_SR_RXNE
)
==
0
)
while
((
spi
->
SR
&
SPI_SR_RXNE
)
==
0
)
;
;
...
@@ -560,7 +572,13 @@ inline uint8_t SPIBus::transfer(uint8_t data)
...
@@ -560,7 +572,13 @@ inline uint8_t SPIBus::transfer(uint8_t data)
;
;
// Write the data item to transmit
// Write the data item to transmit
spi
->
DR
=
static_cast
<
uint8_t
>
(
data
);
*
(
volatile
uint8_t
*
)
&
spi
->
DR
=
static_cast
<
uint8_t
>
(
data
);
// Make sure transmission is complete
while
((
spi
->
SR
&
SPI_SR_TXE
)
==
0
)
;
while
((
spi
->
SR
&
SPI_SR_BSY
)
>
0
)
;
// Wait until data is received
// Wait until data is received
while
((
spi
->
SR
&
SPI_SR_RXNE
)
==
0
)
while
((
spi
->
SR
&
SPI_SR_RXNE
)
==
0
)
...
@@ -582,6 +600,12 @@ inline uint16_t SPIBus::transfer16(uint16_t data)
...
@@ -582,6 +600,12 @@ inline uint16_t SPIBus::transfer16(uint16_t data)
// Write the data item to transmit
// Write the data item to transmit
spi
->
DR
=
static_cast
<
uint16_t
>
(
data
);
spi
->
DR
=
static_cast
<
uint16_t
>
(
data
);
// Make sure transmission is complete
while
((
spi
->
SR
&
SPI_SR_TXE
)
==
0
)
;
while
((
spi
->
SR
&
SPI_SR_BSY
)
>
0
)
;
// Wait until data is received
// Wait until data is received
while
((
spi
->
SR
&
SPI_SR_RXNE
)
==
0
)
while
((
spi
->
SR
&
SPI_SR_RXNE
)
==
0
)
;
;
...
@@ -629,6 +653,12 @@ inline void SPIBus::transfer16(uint16_t* data, size_t nBytes)
...
@@ -629,6 +653,12 @@ inline void SPIBus::transfer16(uint16_t* data, size_t nBytes)
// Write the data item to transmit
// Write the data item to transmit
spi
->
DR
=
static_cast
<
uint16_t
>
(
data
[
i
]);
spi
->
DR
=
static_cast
<
uint16_t
>
(
data
[
i
]);
// Make sure transmission is complete
while
((
spi
->
SR
&
SPI_SR_TXE
)
==
0
)
;
while
((
spi
->
SR
&
SPI_SR_BSY
)
>
0
)
;
// Wait until data is received
// Wait until data is received
while
((
spi
->
SR
&
SPI_SR_RXNE
)
==
0
)
while
((
spi
->
SR
&
SPI_SR_RXNE
)
==
0
)
;
;
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment