Skip to content
Snippets Groups Projects
Commit 08077a01 authored by Emilio Corigliano's avatar Emilio Corigliano
Browse files

[Boardcore] Update Lyra BSPs SD clock and disable 4bit wire mode

parent 56c907af
Checking pipeline status