Skip to content
Snippets Groups Projects
Commit 08077a01 authored by Emilio Corigliano's avatar Emilio Corigliano
Browse files

[Boardcore] Update Lyra BSPs SD clock and disable 4bit wire mode

parent 56c907af
No related branches found
No related tags found
Loading
Checking pipeline status
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment